- Home
- Show all categories
- Models & Clones
- A1000 Accelerators
- A1200 Accelerators
- A2000 Accelerators
- A3000 Accelerators
- A4000 Accelerators
- A500 Accelerators
- A600 Accelerators
- Bridgeboards & Emulator Cards
- CD32 Accelerators
- CDTV Accelerators
- Custom Chips
- Digtizers & Framegrabbers
- Flickerfixer & Scandoubler
- Floppy Controller
- Genlocks
- Graphics (non RTG) & Video Cards
- Graphics Cards (RTG)
- I/O Karten
- IDE Controller
- ISDN & Modem
- Keyboards & Adapters
- Kickstart Switchers
- MIDI Devices
- Misc ZORRO Cards
- Misc. Hardware
- Monitors
- Network Cards
- Processors
- RAM Expansions
- Scanner
- SCSI Controller
- Sound Cards
- Soundsampler
- Tape Drives & Backup
- Time Base Correctors
- Tower Kits
- Zorro Extenders & Busboards
- Mystery Corner
- Browse by Connection
- Sitemap
A2000 Accelerators
ID #3031
PPS (Progressive Peripherals & Software): Zeus 2040
Connection: CPU Fast Slot (A2000) |
Processor: 040@28Mhz, 040@33Mhz
Max Ram: 64MB
Ram Type: 16 x 30pin SIMM (Some models may have had 4 x 72pin SIMMS, but this is unconfirmed)
SCSI: SCSI 2 Onboard
MEMORY | 1MB | 4MB | BANK0 | BANK1 | BANK2 | BANK3 | BJUMPERS |
---|---|---|---|---|---|---|---|
4MB | 4 | - | 1MB X 8 | - | - | - | :||: |
8MB | 8 | - | 1MB X 8 | 1MB X 8 | - | - | |:|: |
12MB | 12 | - | 1MB X 8 | 1MB X 8 | 1MB X 8 | - | ::|: |
16MB | 16 | - | 1MB X 8 | 1MB X 8 | 1MB X 8 | 1MB X 8 | ||:: |
16MB | - | 4 | 4MB X 8 | - | - | - | |||: |
20MB | 4 | 4 | 1MB X 8 | 4MB X 8 | - | - | :||: |
24MB | 8 | 4 | 1MB X 8 | 1MB X 8 | 4MB X 8 | - | |:|: |
28MB | 12 | 4 | 1MB X 8 | 1MB X 8 | 1MB X 8 | 4MB X 8 | ::|: |
32MB | - | 8 | 4MB X 8 | 4MB X 8 | - | - | |||: |
36MB | 4 | 8 | 1MB X 8 | 4MB X 8 | 4MB X 8 | 4MB X 8 | :||: |
40MB | 8 | 8 | 1MB X 8 | 1MB X 8 | 4MB X 8 | 4MB X 8 | |:|:: |
48MB | - | 12 | 4MB X 8 | 4MB X 8 | 4MB X 8 | - | |||:: |
52MB | 4 | 12 | 1MB X 8 | 4MB X 8 | 4MB X 8 | 4MB X 8 | :||:: |
64MB | - | 16 | 4MB X 8 | 4MB X 8 | 4MB X 8 | 4MB X 8 | |||:: |
The Zeus 2040 has three banks of jumpers, labelled A, B ,C. The above memory configuration refers to BANK B.
Contributions to this page by:
Jason Downs, Roy Cho
Letzte Änderung des Artikels: 2009-01-25 10:40
Revision: 1.0
Average rating: 0 (0 Votes)
You cannot comment on this entry